Close Bookish App

Bookish AppRead more and better

Download
Google 4.7
★★★★★
Google reviews
Verification by Error Modeling: Using Testing Techniques in Hardware Verification
Verification by Error Modeling: Using Testing Techniques in Hardware Verification

Book Details

1. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing. ICs incorporating hundreds of millions of transistors, mega-bit memories, complicated pipelined structures, etc., are now in high demand. For example, Intel Itanium II processor contains more than 200 million transistors, including a 3 MB third level cache. A billion transistor IC was said to be ?imminently doable? by Intel fellow J. Crawford at Microprocessor Forum in October 2002 [40]. Obviously, designing such complex circuits poses real challenges to engineers. Certainly, no relief comes from the competitive marketplace, with increasing demands for a very narrow window of time (time-to-market) in engineering a ready product. Therefore, a systematic and well-structured approach to designing ICs is a must. Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In general, however, a typical product cycle includes few milestones. An idea for a new product starts usually from an - depth market analysis of customer needs. Once a window of opportunity is found, product requirements are carefully specified. Ideally, these parameters would not change during the design process. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.
Read more

  • Authors Katarzyna Radecka, Zeljko Zilic
  • ISBN13 9781441954022
  • ISBN10 1441954023
  • Pages 216
  • Published 2010
  • Fecha de publicación 07/12/2010
  • Language German, French
Read more

Reviews and ratings

Be the first to rate it!

Have you read Verification by Error Modeling: Using Testing Techniques in Hardware Verification?

Verification by Error Modeling: Using Testing Techniques in Hardware Verification

Verification by Error Modeling: Using Testing Techniques in Hardware Verification (German, French)

111,15€ 117,00€ -5%
Shipping Free
Not available
111,15€ 117,00€ -5%
Shipping Free
Not available
  • Visa
  • Mastercard
  • Klarna
  • Bizum
  • American Express
  • Paypal
  • Google Pay
  • Apple Pay
Free returns Info
Thank you for shopping at real bookstores! Thank you for shopping at real bookstores!

Exclusive promotions, discounts, and news in our newsletter

Talk to your bookseller
Do you need help finding a book?
Do you want a personal recommendation?

Whatsapp